Summary Of: Hardware design

Encyclodia Page On: Hardware design

These Are Links To Other Documents

| Central_processing_unit#Design_and_implementation | merged | Discuss | design engineering | central processing unit | computer hardware | electronics engineering | computer engineering | datapaths | ALUs | pipelines | control unit | PLLs | library | power-dissipation | intellectual property | logic synthesis | Finite-state machines | Microprogramming | Programmable logic array | Transistor-transistor logic | Small Scale Integration | Programmable Array Logic | Programmable logic devices | Emitter-coupled logic | gate arrays | CMOS | gate arrays | CMOS | ASICs | Field-programmable gate arrays | soft microprocessors | reconfigurable computing | instruction set architecture | microarchitectures | ANSI C | C++ | SystemC | High-level synthesis | RTL | Circuit design | Logic synthesis | Timing analysis | floorplanning | place and route | signal integrity | chip manufacturability | logic verification | index register | cache | virtual memory | instruction pipelining | superscalar | CISC | RISC | virtual machine | emulators | microprogram | stack | human computers | less power consumption | photomask | VLSI | Computer performance | benchmarks | Standard Performance Evaluation Corporation | EEMBC | Instructions per second | Intel | IA32 | Megahertz Myth | FLOPS | Performance per watt | parallel computers | Google | real-time computing | interrupt latency | DSP | instruction set | Green computing | IA-32 | PowerPC | SPARC | cleanup | quality standards | Supercomputer | ROM | microcontroller | ARM architecture | Parallax Propeller | weasel words | AVR architecture | Berkeley RISC | SPARC | 7400 series | integrated circuits | logic synthesis | Soft microprocessor | Microarchitecture | History_of_general_purpose_CPUs#1990_to_today:_looking_forward | new CPU design ideas | reconfigurable logic | optical computing | | list of references | external links | inline citations | improve | where appropriate | NonStop | C.E. Sequin | D.A.Patterson | ISBN | 0-534-46593-5 | Computer science portal | Central processing unit | History of general purpose CPUs | Microprocessor | Microarchitecture | Moore's law | Amdahl's law | System-on-a-chip | Reduced instruction set computer | Complex instruction set computer | Minimal instruction set computer | Electronic design automation | High-level synthesis | v | d | CPU technologies | Architecture | ISA | CISC | EDGE | EPIC | MISC | OISC | RISC | VLIW | ZISC | Harvard architecture | von Neumann architecture | 4-bit | 8-bit | 12-bit | 16-bit | 18-bit | 24-bit | 31-bit | 32-bit | 36-bit | 48-bit | 64-bit | 128-bit | Parallelism | Instruction pipelining | In-order & out-of-order execution | Register renaming | Speculative execution | Bit | Instruction | Superscalar | Data | Task | Multithreading | Simultaneous multithreading | Hyperthreading | Superthreading | Flynn's taxonomy | SISD | SIMD | MISD | MIMD | Digital signal processor | Microcontroller | System-on-a-chip | Vector processor | Arithmetic logic unit (ALU) | Barrel shifter | Floating-point unit (FPU) | Back-side bus | Multiplexer | Demultiplexer | Registers | Memory management unit (MMU) | Translation lookaside buffer (TLB) | Cache | register file | microcode | control unit | CPU clock | Power management | APM | ACPI | (states) | Dynamic frequency scaling | Dynamic voltage scaling | Clock gating | Categories | Central processing unit | Computer engineering | Articles to be merged from February 2008 | All articles to be merged | Articles needing cleanup from December 2009 | All pages needing cleanup | All articles with specifically-marked weasel-worded phrases | Articles with specifically-marked weasel-worded phrases from March 2009 | Articles lacking in-text citations from March 2009 | All articles lacking in-text citations |